
Chapter 5 Bipolar Junction Transistors

Microelectronic Circuit Design

Richard C. Jaeger Travis N. Blalock





Jaeger/Blalock 6/6/11 Microelectronic Circuit Design, 4E McGraw-Hill

Chapter Goals

- Explore physical structure of bipolar transistor
- Understand bipolar transistor action and importance of carrier transport across base region
- Study terminal characteristics of BJT.
- Explore differences between *npn* and *pnp* transistors.
- Develop the Transport Model for the bipolar device.
- Define four operation regions of BJT.
- Explore model simplifications for each operation region.
- Understand origin and modeling of the Early effect.
- Present SPICE model for bipolar transistor.
- Provide examples of worst-case and Monte Carlo analysis of bias circuits.

Bipolar Transistor Physical Structure






- Consists of 3 alternating layers of *n* and *p*-type semiconductor called emitter (*E*),
 base (*B*) and collector (*C*).
- Majority of current enters the collector, crosses the base region and exits through the emitter. A small current also enters the base terminal, crosses the base-emitter junction and exits through the emitter.
- Carrier transport in the the active base region directly beneath the heavily doped (n⁺) emitter dominates the *i*-v characteristics of BJT.

Jaeger/Blalock 6/2/11 Microelectronic Circuit Design, 4E McGraw-Hill

Transport Model for the npn Transistor




- Narrow width of the base region causes coupling between the two back-to-back *pn* junctions.
- Emitter injects electrons into base region, almost all travel across narrow base and are removed by collector

- Base-emitter voltage v_{BE} and base-collector voltage v_{BC} determine currents in transistor and are said to be positive when they forward-bias their respective *pn* junctions.
- The terminal currents are collector current(i_C), base current (i_B) and emitter current (i_E).
- Primary difference between BJT and FET is that i_B is significant while $i_G = 0$.

Jaeger/Blalock 6/2/11 Microelectronic Circuit Design, 4E McGraw-Hill

npn Transistor Forward Characteristics



Forward transport current is

$$i_C = i_F = I_S \left[\exp\left(\frac{v_{BE}}{V_T}\right) - 1 \right]$$

 I_S is the BJT saturation current

$$0^{-18} A \le I_s \le 10^{-9} A$$

 $V_T = kT/q = 0.025$ V at room temperature

Base current i_B is given by Collector $i_B = \frac{i_F}{\beta_F} = \frac{I_S}{\beta_F} \left[\exp\left(\frac{v_{BE}}{V_T}\right) - 1 \right]$ $20 \le \beta_F \le 500$

 β_F is the forward common-emitter current gain

Emitter current
$$i_E$$
 is
 $i_E = i_C + i_B = \frac{I_S}{\alpha_F} \left[\exp\left(\frac{v_{BE}}{V_T}\right) - 1 \right] \qquad \alpha_F = \frac{\beta_F}{\beta_F + 1}$
 $0.95 \le \alpha_F \le 1$


 α_F is the forward common-base current gain

In this forward-active region of operation

$$\beta_F = \frac{i_C}{i_B} \qquad \alpha_F = \frac{i_C}{i_E}$$

Jaeger/Blalock 6/6/11 Microelectronic Circuit Design, 4E McGraw-Hill

npn Transistor Reverse Characteristics



 β_R is the **reverse common-emitter current** gain

$$0 \le \beta_R \le 0.95$$

Base currents in forward and reverse modes are different due to asymmetric doping levels in emitter and collector regions.

Collector current i_C is given by

$$i_C = i_B - i_E = \frac{I_S}{\alpha_R} \left[\exp\left(\frac{v_{BC}}{V_T}\right) - 1\right]$$

Emitter current i_E is

$$i_E = -i_R = I_S \left[\exp\left(\frac{v_{BC}}{V_T}\right) - 1 \right]$$

Base current i_B is given by

 $i_{B} = \frac{i_{R}}{\beta_{T}} = \frac{I_{S}}{\beta_{T}} \left[\exp\left(\frac{v_{BC}}{V_{T}}\right) - 1 \right]$

 $\alpha_{\rm R}$ is the **reverse common-base current gain**

$$\alpha_R = \frac{\beta_R}{\beta_R + 1} \qquad 0 \le \alpha_R \le 0.95$$

Jaeger/Blalock 6/6/11 Microelectronic Circuit Design, 4E McGraw-Hill

npn Transistor Complete Transport Model - Valid for Any Bias


$$i_{C} = I_{S} \left[\exp\left(\frac{v_{BE}}{V_{T}}\right) - \exp\left(\frac{v_{BC}}{V_{T}}\right) \right] - \frac{I_{S}}{\beta_{R}} \left[\exp\left(\frac{v_{BC}}{V_{T}}\right) - 1 \right]$$
$$i_{E} = I_{S} \left[\exp\left(\frac{v_{BE}}{V_{T}}\right) - \exp\left(\frac{v_{BC}}{V_{T}}\right) \right] + \frac{I_{S}}{\beta_{F}} \left[\exp\left(\frac{v_{BE}}{V_{T}}\right) - 1 \right]$$
$$i_{B} = \frac{I_{S}}{\beta_{F}} \left[\exp\left(\frac{v_{BE}}{V_{T}}\right) - 1 \right] - \frac{I_{S}}{\beta_{R}} \left[\exp\left(\frac{v_{BC}}{V_{T}}\right) - 1 \right]$$

First term in both emitter and collector current expressions gives current transported completely across base region.

Symmetry exists between base-emitter and base-collector voltages in establishing dominant current in bipolar transistor.

Jaeger/Blalock 6/7/11 Microelectronic Circuit Design, 4E McGraw-Hill

Transport Model Calculations Example



• **Problem:** Find terminal voltages and currents.

Given data: $V_{BB} = 0.75$ V, $V_{CC} = 5.0$ V, $I_S = 10^{-16}$ A, $\beta_F = 50$, $\beta_R = 1$

Assumptions: Room temperature operation, $V_T = 25.0 \text{ mV}$.

• Analysis:
$$V_{BE} = 0.75 \text{ V}$$
,
 $V_{BC} = V_{BB} \text{-} V_{CC} = 0.75 \text{ V} \text{-} 5.00 \text{ V} = -4.25 \text{ V}$

$$I_{C} = 10^{-16} \left[\exp\left(\frac{0.75}{0.025}\right) - \exp\left(\frac{-4.25}{0.025}\right) \right] - \frac{10^{-16}}{1} \left[\exp\left(\frac{-4.25}{0.025}\right) - 1 \right] = 1.07 \ mA$$

$$I_{E} = 10^{-16} \left[\exp\left(\frac{0.75}{0.025}\right) - \exp\left(\frac{-4.25}{0.025}\right) \right] + \frac{10^{-16}}{50} \left[\exp\left(\frac{0.75}{0.025}\right) - 1 \right] = 1.09 \ mA$$


$$\beta_{F} = \frac{I_{C}}{I_{B}} = 50.0$$

$$I_{B} = \frac{10^{-16}}{50} \left[\exp\left(\frac{0.75}{0.025}\right) - 1 \right] - \frac{10^{-16}}{1} \left[\exp\left(\frac{-4.25}{0.025}\right) - 1 \right] = 21.4 \ \muA$$

$$\alpha_{F} = \frac{I_{C}}{I_{E}} = 0.982$$

Jaeger/Blalock 6/7/11 Microelectronic Circuit Design, 4E McGraw-Hill


pnp Transistor Structure



- Voltages v_{EB} and v_{CB} are positive when they forward bias their respective *pn* junctions.
- Collector current and base current exit transistor terminals and emitter current enters the device.

Jaeger/Blalock 6/7/11

pnp Transistor Forward Characteristics



Base current i_B is given by $i_B = \frac{i_F}{\beta_F} = \frac{I_S}{\beta_F} \left[\exp\left(\frac{v_{EB}}{V_T}\right) - 1 \right]$ $i_B = \frac{i_C}{\beta_F}$

Emitter current i_E is given by


$$i_E = i_C + i_B = I_S \left(1 + \frac{1}{\beta_F} \right) \left[\exp\left(\frac{v_{EB}}{V_T}\right) - 1 \right]$$
$$i_E = i_C + i_B = \frac{I_S}{\alpha_F} \left[\exp\left(\frac{v_{EB}}{V_T}\right) - 1 \right] = \frac{i_C}{\alpha_F}$$

Collector current i_C equals the forward transport current is

$$i_C = i_F = I_S \left[\exp\left(\frac{v_{EB}}{V_T}\right) - 1 \right]$$

Jaeger/Blalock 6/7/11 Microelectronic Circuit Design, 4E McGraw-Hill

pnp Transistor Reverse Characteristics



Base current
$$i_B$$
 is given by
 $i_B = \frac{i_F}{\beta_R} = \frac{I_S}{\beta_R} \left[\exp\left(\frac{v_{CB}}{V_T}\right) - 1 \right]$
 $i_B = \frac{i_E}{\beta_R}$

Collector current i_C is given by

Emitter current i_E is the negative of the reverse transport current is

$$i_E = -i_R = -I_S \left[\exp\left(\frac{v_{CB}}{V_T}\right) - 1 \right]$$

 $i_{C} = i_{B} - i_{E} = I_{S} \left(\frac{1}{\beta_{R}} + 1 \right) \left[\exp\left(\frac{v_{CB}}{V_{T}}\right) - 1 \right]$ $i_{C} = \frac{I_{S}}{\alpha_{R}} \left[\exp\left(\frac{v_{CB}}{V_{T}}\right) - 1 \right] = \frac{i_{E}}{\alpha_{R}}$

Jaeger/Blalock 6/7/11 Microelectronic Circuit Design, 4E McGraw-Hill


pnp Transistor Complete Transport Model Equations for Any Bias

$$i_{C} = I_{S} \left[\exp\left(\frac{v_{EB}}{V_{T}}\right) - \exp\left(\frac{v_{CB}}{V_{T}}\right) \right] - \frac{I_{S}}{\beta_{R}} \left[\exp\left(\frac{v_{CB}}{V_{T}}\right) - 1 \right]$$
$$i_{E} = I_{S} \left[\exp\left(\frac{v_{EB}}{V_{T}}\right) - \exp\left(\frac{v_{CB}}{V_{T}}\right) \right] + \frac{I_{S}}{\beta_{F}} \left[\exp\left(\frac{v_{EB}}{V_{T}}\right) - 1 \right]$$
$$i_{B} = \frac{I_{S}}{\beta_{F}} \left[\exp\left(\frac{v_{EB}}{V_{T}}\right) - 1 \right] - \frac{I_{S}}{\beta_{R}} \left[\exp\left(\frac{v_{CB}}{V_{T}}\right) - 1 \right]$$

First term in both emitter and collector current expressions gives current transported completely across base region.

Symmetry exists between base-emitter and base-collector voltages in establishing dominant current in bipolar transistor.

Transport Model Circuit Representations



Diode currents correspond directly to the two components of base current.

$$i_{B} = \frac{I_{S}}{\beta_{F}} \left[\exp\left(\frac{v_{BE}}{V_{T}}\right) - 1 \right] - \frac{I_{S}}{\beta_{R}} \left[\exp\left(\frac{v_{BC}}{V_{T}}\right) - 1 \right]$$


Jaeger/Blalock 6/7/11 Microelectronic Circuit Design, 4E McGraw-Hill

Operation Regions of Bipolar Transistors

Base-Emitter Junction	Base-Collector Junction		
	Reverse Bias	Forward Bias	
Forward Bias	Forward-Active Region (Good Amplifier)	Saturation Region (Closed Switch)	Binary Logic States
Reverse Bias	Cutoff Region (Open Switch)	Reverse-Active Region (Poor Amplifier)	

Jaeger/Blalock	
6/7/11	


i-v Characteristics of Bipolar Transistors Common-Emitter Output Characteristics



For $v_{CE} < 0$, roles of collector and emitter reverse.


Jaeger/Blalock 6/7/11

i-v Characteristics of Bipolar Transistors Common-Base Output Characteristics




For $v_{CB} > 0$, *npn* transistor is in the forwardactive region. $i_C \cong i_E$ is nearly independent of and v_{CE} .

For $v_{CB} < 0$, base-collector diode becomes forward-biased and i_C grows exponentially (in negative direction) as base-collector diode begins to conduct.



Jaeger/Blalock 6/7/11 Microelectronic Circuit Design, 4E McGraw-Hill

i-v Characteristics of Bipolar Transistors Common-Emitter Transfer Characteristic



Defines relation between collector current and base-emitter voltage of transistor.

Almost identical to transfer characteristic of a *pn* junction diode


Setting $v_{BC} = 0$ in the collector-current expression yields

$i_C = I_S \left[\exp\left(\frac{v_{BE}}{V_T}\right) - \right]$	-1]
--	-----

Collector current expression has the same form as that of the diode equation

Jaeger/Blalock 6/7/11

Simplified Cutoff Region Model



In the cutoff region, both junctions are reverse-biased; the transistor is said to be in off state

$$v_{BE} < 0, v_{BC} < 0$$

If we assume that

$$v_{BE} \le -4 \frac{kT}{q}$$
 and $v_{BC} \le -4 \frac{kT}{q}$


where -4kT/q = -0.1 V, then the transport model terminal current equations simplify to

$$i_C = \frac{I_S}{\beta_R}$$
 and $i_E = -\frac{I_S}{\beta_F}$
 $i_B = -\frac{I_S}{\beta_F} - \frac{I_S}{\beta_F}$


Jaeger/Blalock 6/7/11 Microelectronic Circuit Design, 4E McGraw-Hill

Simplified Cutoff Region Model Example

- **Problem:** Estimate terminal currents using the transport model
- Given data: $I_S = 10^{-16}$ A, $\alpha_F = 0.95$, $\alpha_R = 0.25$, $V_{BE} = 0$ V, $V_{BC} = -5$ V
- Assumptions: Simplified transport model assumptions
- Analysis: From given voltages, we know that transistor is in cutoff.



$$I_{C} = I_{S} \left(1 + \frac{1}{\beta_{R}} \right) = \frac{I_{S}}{\alpha_{R}} = 4x10^{-16}A$$
$$I_{E} = I_{S} = 10^{-16}A$$
$$I_{B} = -\frac{I_{S}}{\beta_{R}} = -3x10^{-16}A$$



For practical purposes, all three currents are essentially zero.

Jaeger/Blalock 6/7/11

Simplified Forward-Active Region Model

In forward-active region, the emitter-base junction is forward-biased and the collector-base junction is reverse-biased. $v_{BE} > 0$, $v_{BC} < 0$. if we assume

$$v_{BE} \ge -4 \frac{kT}{q}$$
 and $v_{BC} \le -4 \frac{kT}{q}$

then the transport model terminal current equations simplify to


$$i_{C} \cong I_{S} \exp\left(\frac{v_{BE}}{V_{T}}\right) + \frac{I_{S}}{\beta_{R}} \qquad i_{C} = \alpha_{F}I_{E}$$
$$i_{E} \cong I_{S} \exp\left(\frac{v_{BE}}{V_{T}}\right) + \frac{I_{S}}{\beta_{F}} = \frac{I_{S}}{\alpha_{F}} \exp\left(\frac{v_{BE}}{V_{T}}\right) \qquad i_{C} = \beta_{F}I_{B}$$
$$i_{B} \cong \frac{I_{S}}{\beta_{F}} \exp\left(\frac{v_{BE}}{V_{T}}\right) + \frac{I_{S}}{\beta_{R}} \cong \frac{I_{S}}{\beta_{F}} \exp\left(\frac{v_{BE}}{V_{T}}\right) \qquad i_{B} = (\beta_{F} + 1)I_{B}$$

BJT is often considered a current-controlled device, though fundamental forward-active behavior suggests a voltage- controlled current source.

Jaeger/Blalock 6/7/11

Simplified Forward-Active Region Model Example 1

- **Problem:** Estimate transistor terminal currents and base-emitter voltage
- Given data: $I_S = 10^{-16} \text{ A}$, $\alpha_F = 0.95$, $V_{BC} = V_B V_C = -5 \text{ V}$, $I_E = 100 \text{ }\mu\text{A}$
- Assumptions: Simplified transport model assumptions, room temperature operation, $V_T = 25.0 \text{ mV}$
- Analysis: Current source forward-biases base-emitter diode, $V_{BE} > 0$, $V_{BC} < 0$, we know that transistor is in forward-active operation region.



Jaeger/Blalock 6/7/11 Microelectronic Circuit Design, 4E McGraw-Hill

Simplified Forward-Active Region Model Example 2

- **Problem:** Estimate terminal currents, base-emitter and base-collector voltages for the transistor in the given circuit.
- Given data: $I_S = 10^{-16} \text{ A}$, $\alpha_F = 0.95$, $V_C = +5 \text{ V}$, $I_B = 100 \text{ }\mu\text{A}$
- Assumptions: Simplified transport model assumptions, room temperature operation, $V_T = 25.0 \text{ mV}$
- Analysis: Current source causes base current to forward-bias base-emitter diode, $V_{BE} > 0$, $V_{BC} < 0$, we know that transistor is in forward-active operation region.

$$\beta_{F} = \frac{\alpha_{F}}{1 - \alpha_{F}} = \frac{0.95}{1 - 0.95} = 19$$

$$I_{C} = \beta_{F}I_{B}$$

$$I_{C} = \beta_{F}I_{B} = 19(100\mu A) = 1.90 \ mA$$


$$I_{E} = (\beta_{F} + 1)I_{B} = 20(100\mu A) = 2.00 \ mA$$

$$V_{BE} = V_{T} \ln\left(1 + \frac{I_{C}}{I_{S}}\right) = 0.025V \ln\left(1 + \frac{1.9mA}{0.1fA}\right) = 0.764 \ V$$

$$V_{BC} = V_{B} - V_{C} = V_{BE} - V_{C} = 0.764 - 5 = -4.24 \ V$$

Jaeger/Blalock 6/8/11 Microelectronic Circuit Design, 4E McGraw-Hill


Simplified Circuit Model Forward-Active Region



- Current in base-emitter diode is amplified by common-emitter current gain β_F and appears at collector; base and collector currents are exponentially related to base-emitter voltage.
- Base-emitter diode is replaced by constant voltage drop model ($V_{BE} = 0.7 \text{ V}$) since it is forward-biased in forward-active region.
- dc base and emitter voltages differ by 0.7-V diode voltage drop in forwardactive region.

Simplified Forward-Active Region Model Example 3

- **Problem:** Find transistor Q-point
- Given data: $\beta_F = 50$, $\beta_R = 1$
- Assumptions: Forward-active region
- of operation, $V_{BE} = 0.7 \text{ V}$
- Analysis:



$$V_{BE} + 8200I_{E} - V_{EE} = 0$$

$$\therefore I_{E} = \frac{9 - 0.7}{8200} \frac{V}{\Omega} = 1.01 \text{ mA}$$

$$I_{B} = \frac{I_{E}}{\beta_{F} + 1} = \frac{1.01 \text{ mA}}{51} = 19.8 \ \mu\text{A}$$

$$I_{C} = \beta_{F}I_{B} = 50(19.8\mu\text{A}) = 0.990 \text{ mA}$$

$$V_{CE} = V_{CC} - I_{C}R_{C} - (-V_{BE})$$

$$V_{CE} = 9 - 0.99 \text{ mA}(4.3K) + 0.7 = 5.44 \text{ V}$$

Forward-active region is correct.

Jaeger/Blalock 6/8/11 Microelectronic Circuit Design, 4E McGraw-Hill

Simplified Circuit Model **Reverse-Active Region**

In reverse-active region, basecollector diode is forward-biased and base-emitter diode is reversebiased.


Simplified equations are:

$$i_{E} \cong -I_{S} \exp\left(\frac{v_{BC}}{V_{T}}\right)$$

$$i_{C} \cong -\frac{I_{S}}{\alpha_{R}} \exp\left(\frac{v_{BC}}{V_{T}}\right) \qquad i_{E} = \alpha_{R} i_{C}$$

$$i_{E} = -\beta_{R} i_{B}$$

$$i_{B} \cong \frac{I_{S}}{B_{R}} \exp\left(\frac{v_{BC}}{V_{T}}\right)$$




Jaeger/Blalock 6/8/11

Microelectronic Circuit Design, 4E **McGraw-Hill**

 $\circ E$

Simplified Reverse-Active Region Model Example

- **Problem:** Find transistor Q-point
- Given data: $\beta_F = 50$, $\beta_R = 1$ $V_{BE} = V_B V_E = -9$ V. Combination of *R* and the voltage source forward biases base-collector junction.
- Assumptions: Reverse-active region of operation, $V_{BC} = 0.7 \text{ V}$
- Analysis:



$$-I_{C} = \frac{-0.7V - (-9V)}{8200\Omega} = 1.01 \text{ mA}$$
$$I_{B} = \frac{-I_{C}}{\beta_{R} + 1} = \frac{1.01mA}{2} = 0.505 \text{ mA}$$
$$-I_{E} = \beta_{R}I_{B} = 0.505 \text{ mA}$$

Current directions are consistent with reverse-active region operation.

Jaeger/Blalock 6/8/11

Simplified Circuit Model Saturation Region

• In the saturation region, both junctions are forward-biased, and the transistor operates with a small voltage between collector and emitter. v_{CESAT} is the saturation voltage for the *npn* BJT.

$$I_{C} = I_{S} \exp\left(\frac{V_{BE}}{V_{T}}\right) - \frac{I_{S}}{\alpha_{R}} \exp\left(\frac{V_{BC}}{V_{T}}\right) \qquad I_{B} = \frac{I_{S}}{\beta_{F}} \exp\left(\frac{V_{BE}}{V_{T}}\right) + \frac{I_{S}}{\beta_{R}} \exp\left(\frac{V_{BC}}{V_{T}}\right)$$

$$V_{CESAT} = V_{BE} - V_{BC} = V_{T} \ln\left[\left(\frac{1}{\alpha_{R}}\right)^{1 + \frac{I_{C}}{(\beta_{R} + 1)I_{B}}}{1 - \frac{I_{C}}{\beta_{F}}I_{B}}\right] \text{ for } I_{B} \ge \frac{I_{C}}{\beta_{F}} \qquad \text{Simplified Model}$$
No simplified expressions exist for terminal currents other than $i_{C} + i_{B} = i_{E}$.
$$v_{BE} - \int_{-\infty}^{0} E \int_{-\infty}^{0} \int_{-\infty}^{0$$

Jaeger/Blalock 6/8/11

Non Ideal BJT Behavior Junction Breakdown Voltages

- If reverse voltage across either of the two *pn* junctions in the transistor is too large, the corresponding diode will break down.
- The emitter is the most heavily-doped region, and the collector is the most lightly doped region.
- Due to doping differences, the base-emitter diode has a relatively low breakdown voltage (3 to 10 V). The collector-base diode can be designed to break down at much larger voltages.
- Transistors must be selected in accordance with possible reverse voltages in circuit.


Non Ideal BJT Behavior

Minority Carrier Transport in the Base Region

- BJT current dominated by diffusion of minority carriers (electrons in *npn* and holes in *pnp* transistors) across base region.
- Base current consists of hole injection back into emitter and collector and a small additional current to replenish holes lost to recombination with electrons in base.
- Minority carrier concentrations at the two ends of the base region are:

$$n(0) = n_{bo} \exp\left(\frac{v_{BE}}{V_T}\right)$$
 and $n(W_B) = n_{bo} \exp\left(\frac{v_{BC}}{V_T}\right)$

 n_{bo} is equilibrium electron density in the *p*-type base region.



Jaeger/Blalock 6/8/11

Chap 5 - 29

Minority Carrier Transport in the Base Region (cont.)


• For narrow base devices, minority carrier density decreases linearly across the base, and the diffusion current in the base is:

$$I_{S} = qAD_{n} \frac{n_{bo}}{W_{B}} = \frac{qAD_{n}}{W_{B}} \frac{n_{i}^{2}}{N_{AB}}$$

 N_{AB} = doping concentration in base n_i^2 = intrinsic carrier concentration (10¹⁰/cm³) $n_{bo} = n_i^2 / N_{AB}$

- Saturation current for the *pnp* transistor is $I_s = qAD_p \frac{p_{bo}}{W_p} = \frac{qAD_p}{W_p} \frac{n_i^2}{N_{DP}}$
- Due to higher mobility of electrons than holes, the *npn* transistor conducts higher current than the *pnp* for a given set of applied voltages.

Non Ideal BJT Behavior Base Transit Time



Forward transit time τ_F is the time constant associated with storing minority-carrier charge Q required to establish career gradient in base region.

$$Q = qAn_{bo} \left[\exp\left(\frac{v_{BE}}{V_T}\right) - 1 \right] \frac{W_B}{2}$$
$$i_T = \frac{qAD_n}{W_B} n_{bo} \left[\exp\left(\frac{v_{BE}}{V_T}\right) - 1 \right]$$
$$\tau_F = \frac{Q}{i_T} = \frac{W_B^2}{2D_n} = \frac{W_B^2}{2\mu_n V_T}$$

Transit time places upper limit on useful operating frequency of transistor.

Jaeger/Blalock 6/8/11

Non Ideal BJT Behavior Diffusion Capacitance

- For v_{BE} and hence i_C to change, charge stored in base region must also change.
- Diffusion capacitance in parallel with forward-biased base-emitter diode models the change in charge with v_{BE} .

$$C_D = \frac{dQ}{dv_{BE}} \bigg|_{Q-pt} = \frac{1}{V_T} \frac{qAn_{bo}W_B}{2} \exp\left(\frac{V_{BE}}{V_T}\right) = \frac{I_T}{V_T} \tau_F$$

• Since transport current normally represents collector current in forward-active region,

$$C_D = \frac{I_C}{V_T} \tau_F$$

Jaeger/Blalock 6/8/11

β Cutoff-Frequency, Transconductance and Transit Time

- Forward-biased diffusion and reverse-biased *pn* junction capacitances of the BJT cause current gain to be frequency-dependent.
- Unity gain frequency f_T is frequency at which the current gain is unity

$$\beta(f) = \frac{\beta_F}{\sqrt{1 + \left(\frac{f}{f_B}\right)^2}} \quad \text{where} \quad f_B = \frac{f_T}{\beta_F} \quad \text{is the } \beta \text{ cutoff-frequency}$$

• Transconductance is defined by:

$$g_m = \frac{di_C}{dv_{BE}}\Big|_{Q-Pt} = \frac{d}{dv_{BE}}\left[I_S \exp\left(\frac{v_{BE}}{V_T}\right)\right]_{Q-Pt} = \frac{I_C}{V_T}$$

• Transit time is given by: $\tau_F = \frac{C_D}{g_m}$ with $g_m = \frac{I_C}{V_T}$

Jaeger/Blalock 6/9/11 Microelectronic Circuit Design, 4E McGraw-Hill


Early Effect and Early Voltage

- As reverse-bias across the collector-base junction increases, width of the collector-base depletion layer increases and width of the base decreases (termed "base-width modulation").
- In a practical BJT, the output characteristics have a positive slope in forward-active region; collector current is not independent of v_{CE} .
- Early effect: When the output characteristics are extrapolated back to point of zero i_C , the curves intersect (approximately) at a common point $v_{CE} = -V_A$ which lies between 15 V and 150 V. (V_A is named the Early voltage)
- Simplified equations (including Early effect):

$$i_{C} = I_{S} \exp\left(\frac{v_{BE}}{V_{T}}\right) \left[1 + \frac{v_{CE}}{V_{A}}\right] \qquad \beta_{F} = \beta_{FO} \left[1 + \frac{v_{CE}}{V_{A}}\right] \qquad i_{B} = \frac{I_{S}}{\beta_{FO}} \exp\left(\frac{v_{BE}}{V_{T}}\right)$$

Jaeger/Blalock 6/9/11 Microelectronic Circuit Design, 4E McGraw-Hill

BJT SPICE Model




- Besides capacitances associated with the physical structure, additional components are: diode current i_S and substrate capacitance C_{JS} related to the large area *pn* junction that isolates the collector from the substrate and one transistor from the next.
- R_B is resistance between the external base contact and the intrinsic base region.
- Collector current must pass through R_C on its way to the active region of the collector-base junction.
- R_E models any extrinsic emitter resistance in device.


Jaeger/Blalock 6/9/11 Microelectronic Circuit Design, 4E McGraw-Hill

BJT SPICE Model Parameters Typical Values

Saturation Current IS = 3×10^{-17} A Forward current gain BF = 100 Reverse current gain BR = 0.5 Forward Early voltage VAF = 75 V Base resistance RB = 250Ω Collector Resistance RC = 50Ω Emitter Resistance RE = 1Ω Forward transit time TT = 0.15 ns Reverse transit time TR = 15 ns

High Performance BJTs






- Modern BJTs use a combination of shallow and deep trench isolation processes to reduce device capacitances and transit times.
- Devices have polysilicon emitters, narrow bases, and/or SiGe base regions.
- SiGe transistors exhibit cutoff frequencies > 100 GHz.

Jaeger/Blalock 6/9/11 Microelectronic Circuit Design, 4E McGraw-Hill

Biasing for the BJT Overview

- The goal of biasing is to establish known Q-point which in turn establishes initial operating region of the transistor.
- For a BJT, the Q-point is represented by (I_C, V_{CE}) for an *npn* transistor or (I_C, V_{EC}) for a *pnp* transistor.
- The Q-point controls values of diffusion capacitance, transconductance, input and output resistances.
- In general, during circuit analysis, we use simplified mathematical relationships derived for a specified operation region, and the Early voltage is assumed to be infinite.
- Two practical biasing circuits used for a BJT are:
 - Four-Resistor Bias Network
 - Two-Resistor Bias Network

BJT Biasing Four-Resistor Bias Network



$$V_{EQ} = I_B R_{EQ} + V_{BE} + I_E R_E$$

$$I_B = \frac{V_{EQ} - V_{BE}}{R_{EQ} + (\beta_F + 1) R_E}$$

$$I_B = \frac{4V - 0.7V}{12k\Omega + (76)16k\Omega} = 2.69 \ \mu A$$

$$I_C = \beta_F I_B = 202 \ \mu A$$

$$I_E = (\beta_F + 1) I_B = 204 \ \mu A$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E = 4.29 \ V$$

Forward active region is correct


Q-point is (202 μ A, 4.29 V)

Jaeger/Blalock 6/9/11

BJT Biasing

Four-Resistor Bias Network (cont.)

- All calculated currents > 0, $V_{BC} = V_{BE} V_{CE} = 0.7 4.32 = -3.62 \text{ V}$
- Hence, base-collector junction is reverse-biased, and assumption of forward-active region operation is correct.



$$V_{CE} = V_{CC} - \left(R_{C} + \frac{R_{E}}{\alpha_{F}}\right)I_{C} = 12 - 38200I_{C}$$

The two points needed to plot the load line are (0, 12 V) and $(314 \mu\text{A}, 0)$. The resulting load line is plotted on the common-emitter output characteristics.

 $I_B = 2.7 \ \mu\text{A}$ - the intersection of the corresponding characteristic with load line gives the Q-point: (200 μA , 4.3 V)

Jaeger/Blalock 6/9/11 Microelectronic Circuit Design, 4E McGraw-Hill

BJT Biasing Four-Resistor Bias Design Objectives

• We know that

$$I_C \cong I_E = \frac{V_{EQ} - V_{BE} - I_B R_{EQ}}{R_E} \cong \frac{V_{EQ} - V_{BE}}{R_E} \quad \text{for} \quad I_B R_{EQ} << \left(V_{EQ} - V_{BE}\right)$$

- We desire $I_B << I_{R2}$ that $I_{R1} = I_{R2}$. In this case, base current doesn't disturb the voltage divider action of R_1 and R_2 . Thus, the Q-point is independent of base current as well as current gain!
- Also, V_{EQ} is designed to be large enough that small variations in the assumed value of V_{BE} won't affect I_E and I_C .
- Current in the base voltage divider network is set by choosing $I_2 \le I_C/5$. This ensures that power dissipation in bias resistors is < 17 % of the total quiescent power consumed by circuit, and $I_2 >> I_B$ for $\beta > 50$.

BJT Biasing Four-Resistor Bias Design Guidelines

• Choose Thévenin equivalent base voltage

$$\frac{V_{CC}}{4} \leq V_{EQ} \leq \frac{V_{CC}}{2}$$

• Select
$$R_1$$
 to set $I_1 = 9I_B$. $R_1 = \frac{V_{EQ}}{9I_B}$

• Select
$$R_2$$
 to set $I_2 = 10I_B$.
 $R_2 = \frac{V_{CC} - V_{EQ}}{10I_B}$

• R_E is determined by V_{EQ} and the desired I_C .

$$R_E \cong \frac{V_{EQ} - V_{BE}}{I_C}$$

• R_C is determined by desired V_{CE} .

$$R_C \cong \frac{V_{EQ} - V_{BE}}{I_C} - R_E$$

Jaeger/Blalock 6/9/11 Microelectronic Circuit Design, 4E McGraw-Hill

Four-Resistor Bias for BJT Design Example

- **Problem:** Design 4-resistor bias circuit with given parameters.
- Given data: $I_C = 750 \,\mu\text{A}, \,\beta_F = 100, \, V_{CC} = 15 \,\text{V}, \, V_{CE} = 5 \,\text{V}$
- Assumptions: Forward-active operation region, $V_{BE} = 0.7 \text{ V}$
- Analysis: Divide $(V_{CC} V_{CE})$ equally between R_E and R_C . Thus, $V_E = 5$ V and $V_C = 10$ V; Choose nearest 5% resistor values.

$$R_{C} = \frac{V_{CC} - V_{C}}{I_{C}} = 6.67 \ k\Omega \to 6.8 \ k\Omega \qquad I_{2} = 10I_{B} = 75.0 \ \mu A$$

$$R_{E} = \frac{V_{E}}{I_{E}} = 6.60 \ k\Omega \to 6.8 \ k\Omega \qquad I_{2} = 9I_{B} = 67.5 \ \mu A$$

$$V_{B} = V_{E} + V_{BE} = 5.7 \ V \qquad R_{1} = \frac{V_{B}}{9I_{B}} = 84.4 \ k\Omega \to 82 \ k\Omega$$

$$I_{B} = \frac{I_{C}}{\beta_{F}} = 7.5 \ \mu A \qquad R_{2} = \frac{V_{CC} - V_{B}}{10I_{B}} = 124 \ k\Omega \to 120 \ k\Omega$$

Jaeger/Blalock 6/9/11 Microelectronic Circuit Design, 4E McGraw-Hill

BJT Biasing

Two-Resistor Bias Example

• **Problem:** Find the Q-point a for *pnp* transistor in a 2-resistor bias circuit with given parameters.

- Given data: $\beta_F = 50$, $V_{CC} = 9$ V
- Assumptions: Forward-active operation region, $V_{EB} = 0.7 \text{ V}$
- Analysis: • Analysis: V_{EC} I_C I_C I_B I_B I_B I_B I_B

$$9 = V_{EB} + 18000I_B + 1000(I_C + I_B)$$
$$9 = V_{EB} + 18000I_B + 1000(51I_B)$$

$$I_{B} = \frac{9 - 0.7}{69000} \frac{V}{\Omega} = 120 \ \mu A \qquad I_{C} = 50I_{B} = 6.01 \ mA$$
$$V_{EC} = 9 - 1000(I_{C} + I_{B}) = 2.88 \ V \qquad V_{EC} > V_{BE}$$


Forward-active region operation is correct Q-point is : (6.01 mA, 2.88 V)

Jaeger/Blalock 6/10/11 Microelectronic Circuit Design, 4E McGraw-Hill

Tolerances & Worst-Case Analysis Example

- **Problem:** Find worst-case values of I_C and V_{CE} in the circuit below.
- Given data: $\beta_{FO} = 75$ with 50% tolerance, $V_A = 50$ V, 5% tolerance on V_{CC} , 10% tolerance for each resistor. $R_1 = 18 \text{ k}\Omega$, $R_2 = 36 \text{ k}\Omega$.
- Simplified Analysis:

$$I_C \cong I_E \cong \frac{V_{EQ} - V_{BE}}{R_E}$$



To maximize I_C , V_{EQ} should be maximized, R_E should be minimized and the opposite for minimizing I_C . Extremes of R_E are: 14.4 k Ω and 17.6 k Ω .

$$V_{EQ} = V_{CC} \frac{R_1}{R_1 + R_2} = \frac{V_{CC}}{1 + (R_2/R_1)}$$

To maximize V_{EQ} , V_{CC} and R_1 should be maximized, R_2 should be minimized and opposite for minimizing V_{EQ} .

Jaeger/Blalock 6/10/11

Tolerances & Worst-Case Analysis Example (cont.)

22 kΩ $V_{cc} = 12V \pm 5\%$ R_C $R_1 = 18k\Omega \pm 10\%$ $R_{\rm EQ}$ I_B $R_2 = 36k\Omega \pm 10\%$ 12 kΩ +12 V VCC $V_{EQ} = V_{CC} \frac{R_1}{R_1 + R_2} = \frac{V_{CC}}{1 + (R_2/R_1)}$ I_E 4 V VEO $R_E \gtrsim 16 \text{ k}\Omega$ $R_{EQ} = \frac{R_1 R_2}{R_1 + R_2} = R_1 \| R_2$

$$V_{EQ}^{\max} = \frac{12V(1.05)}{1 + \left[36k\Omega(0.9)/18k\Omega(1.1)\right]} = 4.78 \ V \qquad V_{EQ}^{\min} = \frac{12V(0.95)}{1 + \left[36k\Omega(1.1)/18k\Omega(0.9)\right]} = 3.31 \ V$$
$$I_{C}^{\max} \cong \frac{4.78V - 0.7V}{16k\Omega(0.90)} = 283 \ \mu A \qquad \qquad I_{C}^{\min} \cong \frac{3.31V - 0.7V}{16k\Omega(1.1)} = 148 \ \mu A$$

Jaeger/Blalock 6/10/11 Microelectronic Circuit Design, 4E McGraw-Hill

Tolerances & Worst-Case Analysis Example (cont.)

Extremes of V_{EQ} are: 4.78 V and 3.31 V. Extremes for I_C are: 283 μ A and 148 μ A.

$$\begin{split} V_{CE} &= V_{CC} - I_C R_C - I_E R_E \cong V_{CC} - I_C R_C - \frac{V_{EQ} - V_{BE}}{R_E} R_E \\ V_{CE} \cong V_{CC} - I_C R_C - V_{EQ} + V_{BE} \\ V_{CE}^{\max} &= 12V(1.05) - 0.148 mA(22k\Omega)(.9) - 3.31 + 0.7 = 6.73 V \\ V_{CE}^{\min} &= 12V(0.95) - 0.283 mA(22k\Omega)(1.1) - 4.78 + 0.7 = 0.471 V \quad \times \end{split}$$

To maximize V_{CE} , I_C and R_C should be minimized, and opposite for minimizing V_{EQ} . Extremes of V_{CE} are: 7.06 V (forward-active region) and

0.471 V (saturated, hence calculated values for

 V_{CE} and I_C actually not correct).

Jaeger/Blalock 6/10/11

Tolerances - Monte Carlo Analysis

- In real circuits, it is unlikely that various components will reach their extremes at the same time, instead they will have some statistical distribution. Hence worst-case analysis over-estimates extremes of circuit behavior.
- In Monte Carlo analysis, values of each circuit parameter are randomly selected from possible distributions of parameters and used to analyze the circuit.
- Random parameter sets are generated, and the statistical behavior of circuit is built up from the analysis of many test cases.

Tolerances - Monte Carlo Analysis Example


For each Case: Assign random
values to all circuit elementsThen can
currents $V_{cc} = 12 \Big[1 + 0.1 (Rand() - 0.5) \Big]$ $V_{EQ} = V_{EQ} = V_{$

Then calculate resulting currents and voltages $V_{EQ} = V_{CC} \frac{R_1}{R_1 + R_2}$ $R_{EQ} = \frac{R_1 R_2}{R_1 + R_2}$ $I_B = \frac{V_{EQ} - V_{BE}}{R_{EQ} + (\beta_F + 1)R_E}$ $I_C = \beta_F I_B$ $I_E = (\beta_F + 1)I_B$ $V_{CE} = V_{CC} - I_C R_C - I_E R_E$

Note: Assume constant $V_{BE} = 0.7$ for simplicity.

Jaeger/Blalock 6/10/11 Microelectronic Circuit Design, 4E McGraw-Hill


Tolerances - Monte Carlo Analysis Example (cont.)



- Full results of Monte Carlo analysis of 500 cases of the 4-resistor bias circuit yields mean values of 207 μ A and 4.06 V for I_C and V_{CE} respectively which are close to values originally estimated from nominal circuit elements. Standard deviations are 19.6 μ A and 0.64 V respectively.
- The worst-case calculations lie well beyond the extremes of the distributions
 - Note that circuit never saturates in the Monte Carlo Analyses

Jaeger/Blalock
6/10/11

End of Chapter 5



Jaeger/Blalock 6/10/11 Microelectronic Circuit Design, 4E McGraw-Hill